



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/625,843	07/26/2000	Hiroki Hiyama	35.C14640	7974	
5514	7590 11/16/2006		EXAMINER		
FITZPATRICK CELLA HARPER & SCINTO			AGGARWAL,	YOGESH K	
30 KUCKEFI	ELLER PLAZA	ARTUNIT	PAPER NUMBER		

2022

DATE MAILED: 11/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>		Applicati	on No.	Applicant(s)	· · · · · · · · · · · · · · · · · · ·	
Office Action Summary		09/625,8	43	HIYAMA ET AL.		
		Examine	r	Art Unit		
		Yogesh K	(. Aggarwal	2622		
TI Period for R	ne MAILING DATE of this communic	ation appears on th	e cover sheet w	ith the correspondence ad	ldress	
A SHORT WHICHE - Extensions after SIX ( - If NO period Failure to Any reply	TENED STATUTORY PERIOD FOVER IS LONGER, FROM THE MAS of time may be available under the provisions of MONTHS from the mailing date of this community of for reply is specified above, the maximum staturely within the set or extended period for reply with received by the Office later than three months after than three months after than three months. See 37 CFR 1.704(b).	ILING DATE OF TI 37 CFR 1.136(a). In no ex- nication. tory period will apply and w II, by statute, cause the app	HIS COMMUNIO vent, however, may a r vill expire SIX (6) MON olication to become AB	CATION. reply be timely filed ITHS from the mailing date of this c BANDONED (35 U.S.C. § 133).		
Status					•	
2a)⊠ Thi 3)⊡ Sin	sponsive to communication(s) filed s action is <b>FINAL</b> . 2t ce this application is in condition for sed in accordance with the practice	This action is represented the common of the	- non-final. t for formal matt	• •	e merits is	
Disposition	of Claims					
4a) 5)□ Cla 6)⊠ Cla 7)□ Cla	tim(s) 14,16 and 17 is/are pending  Of the above claim(s) is/are tim(s) is/are allowed. tim(s) 14,16 and 17 is/are rejected. tim(s) is/are objected to. tim(s) are subject to restriction	withdrawn from co				
Application	Papers					
10)∐ The App Rep	specification is objected to by the drawing(s) filed on is/are: plicant may not request that any object placement drawing sheet(s) including the oath or declaration is objected to	a) accepted or b on to the drawing(s) ne correction is requi	be held in abeyar red if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 C	` '	
Priority unde	er 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)			_			
2) Notice of 3) Information	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTon Disclosure Statement(s) (PTO/SB/08)  (s)/Mail Date	O-948)	Paper No(	Summary (PTO-413) s)/Mail Date nformal Patent Application 		

Application/Control Number: 09/625,843

Art Unit: 2622

## Response to Arguments

Page 2

1. Applicant's arguments with respect to claims 14, 16 and 17 have been considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 14, 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. (US Patent # 6,930,722) in view of Hiyama et al. (US Patent # 6,963,372). [Claim 14]

Nakamura teaches a driving method for a MOS type image pickup device having pixels each including a photoelectric conversion unit (figure 2 pixel 21), a transfer MOS transisitor (22) for transferring a photoelectric conversion signal charges generated by said photoelectric conversion unit (21) to a floating diffusion unit (detection node 26) at an input terminal of an amplifier element (amplification transistor 23 inherently has a forward diffusion e.g. detection node present at an input terminal), wherein the image pickup device includes signal lines (28) outputting the amplified signal to a line memory (figure 1, line memory 12) arranged at each signal line (col. 5 lines 24-col. 6 line 2), comprising

a driving step of applying a pulse transfer switch to transfer the signal charge generated by said photoelectric conversion unit to the floating diffusion unit before reading out a signal from the pixel to the signal line (col. 8 lines 21-41, figure 8 teach applying a plurality of reading

Art Unit: 2622

pulses  $\phi$  read to the transfer switch 22 to transfer the signal charge completely so that no image lags or linearity problems will arise to the floating diffusion unit 26. A pulse  $\phi$  addr follows in order to transfer the signal charge to the vertical line 28, See col. 5 line 64-col. 6 line 2).

Nakamura teaches a line memory 12 (figure 1) and a MOS type image pick up device but fails to disclose a CMOS image pick up device that outputs the charges to a capacitor on a signal line and a switch element for controlling electric continuity of the signal line and the capacitor.

However Hiyama teaches a CMOS image pickup device includes signal lines (V1 and V2 as shown in figure 13) outputting the amplified signal to a capacitor (CTN and CTS, figure 13) arranged at each signal line and a switch element (M5) for controlling electric continuity of the signal line and the capacitor (col. 14 lines 58-66, col. 15 lines 4-17, col. 5 lines 45-59).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention have a CMOS image pick up device that outputs the charges to a capacitor on a signal line and a switch element for controlling electric continuity of the signal line and the capacitor to be used in the system of Nakamura as a line memory in order to store the signal and reset and thereby to use the signal and reset to remove the fixed pattern noise in a CDS operation.

[Claims 16 and 17]

Hiyama teaches a phi. RES pulse (figure 15) being applied to a reset transistor (M1), then the gate of the pixel amplifier M3 is reset. A signal phi. TX1 becomes high at time t75, and photocharge is transferred to the gate of pixel amplifier (col. 17 lines 1-17) and thereafter the phi. SEL1 and phi. TS are changed to high at time t78 and photocharges are read out. The differential block 73 takes the difference between V1S to VnN and the corresponding noise signals V1N to

Art Unit: 2622

VnN, and sequentially outputs the differences as a voltage VOUT (col. 17 lines 35-47). This process is commonly known as CDS and the signals are called correlated signals.

## Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yogesh K. Aggarwal whose telephone number is (571) 272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

5. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vivek Srivastava can be reached on (571)-272-7304. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/625,843 Page 5

Art Unit: 2622

6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

YKA November 5, 2006

VIVEK SRIVASTAVA
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600